NEW

Part-III 3-Tier

2015

PHYSICS

(Honours)

PAPER-VII

(PRACTICAL)

Full Marks: 100

Time: 6 Hours

The figures in the right-hand margin indicate full marks.

Perform one expt. from Group-A and one expt. from Group-B.

Group—A (Marks: 40)

 Design & construct a series regulated power supply using a pass transistor (power transistor) and a difference amplifier (a second transistor and a zener diode) to supply a maximum load current (< 500mA) at a specified voltage (voltage and current to be specified by the examiner).

Take the data to draw the load regulation characteristics. Find the ripple factor at two different load current and

no load condition at regulated region. (Here only capacitive filter can be used.)

To be supplied: $h_{\rm FE}$ of the power transistor. $h_{\rm FE}$ of the 2nd transistor. P_z (wattage) and V_z (zener voltage of the zener diode).

Necessary calculations have to be done:

- (a) Working formula. 3 (b) Ckt diagram. 4 (c) Calculations for the components. 6 (d) Implementation of the circuit. (by the examiner) 6 (e) Data for load regulation characteristics. (at least eight different currents) 8 (f) Drawing of load regulation characteristics. 5, (g) Data for ripple factor. 3 (h) Calculation of ripple factor. 3 (i) Discussions on load regulation characteristics and ripple characteristics. 2
- 2. Use the given OP-AMP as (i) an inverting amplifier for gain 10 and (ii) a non-inverting amplifier for gain 11. In each case, study the variation of output voltage for different input voltages in the range -1V to +1V (Null adjustment required).

Take at least ten variation (reading) including +ve and -ve voltage in each case and plot the results.

Prepare the potential divider circuit to obtain the re	quired	
input voltages.		
(a) Working formula.	3	
(b) Circuit diagram for inverting and non-inv	erting	
amplifier. 2	$\frac{1}{2} + 2\frac{1}{2}$	
(c) Circuit implementation.	4+4	
(d) Preparation of potential divider circuit.	4	
(e) Experimental data for V_{in} vs. V_{o} .	5+5	
(f) Plotting the graphs.	3+3	
(g) Calculate the experimental gain from graph		
for each cases.	2	
(g) Discussion.	2	
Design a CE-amplifier with a given transistor (Given: h_{FE} , h_{ie} and $(I_c)_{max}$ by the examiner) for a particular mid-band gain (A_v is specified by the examiner) and study its linear characteristics (V_{in} vs. V_0) for a fixed frequency (say, 1 KHz) and study the frequency response (Gain vs. frequency) for a fixed input voltage (may be specified) and hence find the band-width of the amplifier.		
Calculations for the components are to be done.		
(a) Theory and Circuit.	3+3	
(b) Calculation for the components.	5	
(c) Implementation of the circuit.	5	

(d) Data for the linearity characteristics curve.

3.

(e) Drawing of linearity characteristics curve.	:1
(f) Data of the frequency response curve.	7
(g) Drawing of frequency response curve.	5
(h) Calculate the band-width for the amplifier.	2
(i) Calculate the mid-band frequency range	
of the amplifier.	2
Study the effect of negative feedback on frequency response of a RC-coupled amplifier (double stage; CE-CC).	
Implement a RC-coupled double-stage CE-CC amplifie	
a bread-board using the specified (given) components study the frequency response of the amplifier at	
last-stage without and with negative feedback.	tire
Input voltage may be specified by the examiner.	
(a) Working theory.	4
(b) Circuit diagram.	4
(c) Implementation of the circuit.	6
(d) Verification of the biasing voltages at different no	odes
(Tabulate the voltage values).	4
(e) Data for frequency response without feedback.	6
(f) Data for frequency response with feedback.	6
(g) Drawing of frequency response curve for both	with
and without feedback (use semi-log graph pape	r).
	4+4
(h) Calculate the bandwidth for the both cases.	2

5.	Me	easure the (i) input off-set voltage. (ii) off-set c	urrent
	an	d (iii) input-bias currents of the given OP-AMP a	it gain
	10	0 and 470.	
	Als	so perform the experiment for off-set null-adjust	ment.
	(a)	Theory and circuit diagram.	4+4
	(b)	Circuit implementation.	6
	(c)	Experimental results.	10
	(d)	Compare the results for two gain.	4
	(e)	Null-adjustment.	6
	(f)	Accuracy.	3
	(g)	Discussion in results.	3
6	חפו	Sign and construct the state of	
О.		sign and construct phase shift oscillator (amp. iter not required) for five different freque	
		OHz - 10KHz (to be specified by the examiner). Con	
	the	theoretical and experimental values of the frequ	ency.
		asure the phase-shift due to RC network.	
		Theory and Circuit.	4+3
	(b)	Calculation for the components.	5
	(c)		7
	(d)	Experimental results.	10
		Table for theoretical and experimental values	10
		of the frequencies.	3
	(f)	Measurement of phase shift in each case at	₩ ₩
		only one frequency.	6
	(g)	Discussion.	2
			(A

7.	boa spo tan the Me	sign and construct Wien-bridge oscillator on a brard using OP-AMP for five different frequencies (recified by the examiners) in the range 500Hz - 10 applitude limitation need not required). Compare coretical and experimental values of the frequencies as ure the phase-shift for different frequencies d-lag network (by direct display on CRO screen	to be KHz. the cies.	
	(a)	Theory and circuit diagram.	4+3	
	(b)	Calculation for the components.	5	
	(c)	Implementation of the circuit.	7	
	(d)	Experimental results.	10	
	(e)	Comparison with theoretical values of the		
	12	frequency.	3	
	(f)	Data for phase shift at lead-lag network.	5	100
	(g)	Discussion.	3	•
8.	Us	der and Subtracter: e the given OP-AMP as (i) an adder (3 input) a subtracter (2 input) for gain 2 (for both case		
	Pre	epare the required sources for each cases.		
		ke at least five readings for each cases. Null adjust ould be done.	ment	
	(a)	Theory and circuit diagram.	4+4	
	(b)	Preparation of source for input.	5	
	(c)	Circuit implementation.	3+3	

	(\mathbf{d})	Null adjustment.	
	(e)	Experimental results.	5+5
	(f)	Comparison table for theoretical and	
		experimental data.	3
	(e)	Accuracy.	2+2
	(t)	Discussion.	1
9.	Int	<u>egrator</u> :	
	Us	e the given OP-AMP as an integrator (using sir	ie-wave
		d hence determine the value of the capacitan	ce fron
	fre	quency response curve.	
		nknown capacitance should be such that there	e would
		$f_0 \sim 160 \text{ Hz.}$	
	(a)	Theory and circuit diagram.	4+4
	(b)	Circuit Implementation.	5
	(c)	Measurement of the phase shift.	
		(between input and output, for only	
		three frequencies)	5
	(d)	Data for frequency response curve.	9
	(e)	Plotting of frequency response curve.	4
	(f)	Determination of capacitance.	4
	(g)	Accuracy.	3
	(i)	Discussion. [Null adjustment not required]	2

10. Differentiator:

Use the given OP-AMP as a differentiator and study the frequency response of the differentiator (using sine-wave) and hence determine the value of capacitance from the graph.

(Unknown capacitance should be such that the critical frequency would be $f_0\sim 10\,$ KHz.)

Null adjustment not required.

(a)	Theory and circuit diagram.	4+4
(b)	Circuit implementation.	5
(c)	Measurement of phase difference between input	
	and output. (for at least three frequencies.)	5
(d)	Data for frequency response.	9
(e)	Plotting of frequency response.	4
(f)	Determination of capacitance from graph.	4
(g)	Accuracy.	3
(h)	Discussion.	2

Group—B (Marks: 40)

(Attempt one expt.)

1. (a) Verify the following Boolean Expression using logic basis gates:

(output may be taken using voltmeter / multimeter / LEDs)

$$(A+B)(\bar{A}+C) = AC + \bar{A}B$$

(i) Draw the logic circuits.

- (ii) Circuit implementation.
 (iii) Truth table verification.
 (iv) Discussion.
 (b) Construct a half-adder circuit using only NAND gates and verify their truth tables.
 (i) Theory and Circuit.
 - (ii) Circuit implementation.
 - (iii) Verification of truth table.
 (iv) Discussion.
- 2. Construct a stable multivibrator (symmetrical) using transistor of frequencies 500Hz, 1KHz, 5KHz, 10KHz and 15KHz.

Draw the waveform at the collector and base of any one transistor. Compare the calculated and the experimental values of the frequencies.

6

6

6

2

(a)	Theory and circuit diagram.	3+3	
(b)	Calculation for the components.	5	
(c)	Circuit implementation.	5	>
(d)	Experimental results.	10	Í
(e)	Drawing of the waveforms. (for one frequency.)	4+1	
(f)	Comparison of experimental and theoretical		
	values of the frequencies.	2	-
(g)	Accuracy.	3	
(h)	Discussion.	1	
ger 500 Cor the two (a)	nstruct an astable multivibrator using IC-55 nerate symmetrical square-wave of frequence of IKHz, 1KHz, 5KHz, 10KHz and 15KHz. Impare the experimental values of frequency oretical values. Draw the output waveform at of the above frequencies. Theory and circuit diagram. Calculation for the components.	ncies with	>
(c)	Circuit implementation.	5	
(d)	Experimental results.	10	
(e)	Comparison of frequencies with theoretical values.	3	
(f)	Drawing of output waveform. (for two frequencies	s) 6	
(g)	Accuracy.	3	
(h)	Discussion.	2	

4.	(a) Us	se NAND gates to construct OR and AND	gate.
	(i)	Draw logic circuits.	3÷2
	(ii)	Implementation of the circuits.	3÷2
	(iii)	Verification of truth table.	4÷3
		utput may be taken using voltmeter / multir Ds.)	neter /
	re	esign a 1:4 demultiplexer using basic gat present its performance in a table and conclusuits.	
	(i)	Theory.	3
	(ii)	Logic circuit diagram.	3
•	(iii)	Circuit implementation.	9
	(iv)	Data recording.	5
	(v)	Conclusion.	3
5.	res tra	enstruct AND and OR gates using diodesistors and NOT gate using transistor (h _{FE} ansistor will be supplied) and verify their ples.	of the
	(i)	Truth tables and circuit diagram.	6
	(ii)	Circuit for NOT gate.	3
	(iii)	Circuit implementation.	2×3
	(iv)	Experimental Results and Verification of	
		Truth tables.	3×3

	Use NAND gates (IC-7400) to construct two-inp OR. AND and NOT gate.	uí
	(i) Circuit diagram.	3
1	(ii) Circuit implementation. 2+3+	-2
(iii) Results and the corresponding truth tables.	6
	Design a 4:1 multiplexor using basic gates ar represent its performance in a table and write the conclusion about its performance.	
	(i) Theory.	4
((ii) Logic circuit diagram.	4
(i	iii) Circuit implementation.	7
. (:	iv) Data recording.	5
ı	(v) Conclusion and remarks.	3
	Verify the following Boolean Expression using bas IC gates :	ic
Î	(A + B) (B + C) (C + A) = AB + BC + CA	
	(output may be taken using voltmeter / multimeter LEDs.)	٠/
(i) Draw logic circuits.	6
(i	i) Implementation of the circuits.	6
(ii	i) Verification of the truth table.	5

7. (a) Construct a full-adder circuit using basic verify truth tables.	gates and
(i) Theory and Circuit.	4+4
(ii) Circuit implementation.	8
(iii) Verification of truth table.	S
(b) Use NAND gates to construct OR and ANI	O gate.
(i) Draw logic circuits.	3+2
(ii) Implementation of the circuits.	3+2
(iii) Verification of truth table.	3+3
 8. (a) A block of 20 bytes of data are stored at data location starting from X. Copy a block of data disturbing the order to data location starting. (b) Subtract from the 1st number 47_H, a 2nd number that the 47_H is in the memory location 31_H is in the memory location Y + 1, while is to be stored in the memory location Y (memory location will be assigned by the extension of the programming. (ii) Storing, execution of the program and (result table should be drawn). 	a without ag from Y. The mber 31 _H on Y and the result + 2. The mainers.) 6×2
9. (a) Four bytes of data are specified at consecumemory locations starting at location X.	utive data

program which increments the values of all data bytes

by two (in the same memory locations).

(i) Programming.

6

(ii)	Storing, execution of the program	me and results
	(result-tables are shown with pro	per comments.)
		14

(b) Store two hexadecimal number $30_{\rm H}$ and $50_{\rm H}$ at memory locations X and (X+1) of 8085 microprocessor. Write a program to compute the sum of the above two numbers and store the result at location (X+2); ignore the possible overflow.

(value of X will be specified by the examiner.)

(i) Programming.

(ii) Storing, execution of the programme and results (result-table are shown with proper comments.)

- Design the following flip-flops using NAND-gates only and verify their truth-table.
 - (i) Clocked-SR-flip-flop, (ii) JK-flip-flop.
 - (i) Theory.
 - (ii) Circuit diagram.
 - (iii) Circuit implementation. 4+6
 (For JK flip-flop truth-table must be verified for all possible combination of inputs and as well as
 - all possible combination of inputs and as well as outputs.)
 - (iv) Truth table verification. 5+12

6

3+3

3+4

11.	Design asynchronous up-counter of following mods using
	IC-7476 (JK-MS-FF) ·

(j)	Mod	7,	(ii)	Mod	5	and	(iii)	Мо	d	3
an	d rep	res	sent	their		pera	tion	in	ta	ble.

(i)	Theory and circuit.		4+4
(ii)	Circuit implementation.		8
(i ii)	Experimental data.		7×3
(iv)	Discussion.	8	3

INSTRUCTIONS

Distribution of marks:

- ,	Total		100
	Gr. B	•	40
Experiments	Gr. A	:	40
Viva		:	10
Laboratory Note	:	10	

- 1. Each candidate have to perform two experiments, one from Group-A and another from Group-B.
- 2. Selection of expt. will be done by lottery or drawing cards (separately for Group-A and Group-B).
- **3.** Normally two chances will be given to each candidate for drawing card, but not at a time (by rotation).

- **4.** Third and the last chance may be given by deducting 3-marks (for each group).
- **5.** In case of candidates be unable to draw the circuit diagram or write the working formula, it may be supplied by deducing the marks for the corresponding item.
- **6.** The circuit have to be implemented by the candidate himself, no help will be done in this regard. But examiner should be aware of the instrumental disturbances.
- 7. Marks on LNB will be given proportionately to the number of experiments performed properly. Full-marks (i.e. 10) will be given to the candidates performed at least ten expt. in Group-A and ten expt. in Group-B.

(Considering OP-AMP experiments, digital experiments/ and multivibrator experiments as separate experiment.)

8. Time for Group-A = 3 hrs.

Group-B = 3 hrs.

(not strictly)

- 9. Try to set each experiment.
- 10. In case of any ambiguity relating to questions or evaluation, please contact to Head examiner.